Cut and paste this URL to share the unmodified register and value:
https://regviz.com/r/Microchip Technology/ATSAML11E14A/PM/INTENSET#0x0
Interrupt Enable Set
Performance Level Ready interrupt Enable
https://github.com/cmsis-svd/cmsis-svd-data